

5c97 U.S. PTO
10/085116
3/01/02
SCS 64

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10085116	03/01/2002	438		2812	

**APPLICANTS: Mori Toru; Yamazaki Takao; Nakase Koichiro;

22

**CONTINUING DATA VERIFIED:

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:

JAPAN 2001-056950 01/03/2001

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed	<input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO
35 USC 119 conditions met	<input type="checkbox"/> yes <input type="checkbox"/> no	PF-2944/ NEC/US/mh
Verified and Acknowledged Examiners's initials		
TITLE : Stacked capacitor and method of forming the same as well as semiconductor device using the same and circuit board using the same		
U.S. DEPT. OF COMM./PAT. & TM-PTO-435L(Rev. 12-94)		

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
Amount Due	Date Paid		Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
TERMINAL DISCLAIMER			Sheets Drwg.	Figs.Drwg.
DISCLAIMER		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH: DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)